


MOST TECHNOLOGY, INC.

VALLEY FORGE CORPORATE CENTER (215) 666-7950
950 RITTENHOUSE ROAD, NORRISTOWN, PA. 19401



KIM APPLICATION NOTE #2

INTERVAL TIMER OPERATION

1. Capabilities

The KIM Interval Timer allows the user to specify a preset count and a clock divide rate by writing to a memory location. As soon as the write occurs, counting at the specified rate begins. The timer counts down at the clock frequency divided by the divide rate. The current timer count may be read at any time. At the user's option the timer may be programmed to generate an interrupt when the counter counts down past zero. When a count of zero is passed, the divide rate is automatically set to 1 and the counter continues to count down at the clock rate starting at a count of FF (-1 in two's complement arithmetic). This allows the user to determine how many clock cycles have passed since the timer reached a count of zero. Since the counter never stops, continued counting down will reach 00 again then FF and the count will continue.

2. Operation

a. Loading the timer

The divide rate and interrupt option enable/disable are programmed by decoding the least significant address bits. The starting count for the timer is determined by the value written to that address.

KIM APPLICATION NOTE #2

INTERVAL TIMER OPERATION

Page 2

<u>Writing to Address</u>	<u>Sets Divide Ratio To</u>	<u>Interrupt Capability Is</u>
1704	1	Disabled
1705	8	Disabled
1706	64	Disabled
1707	1024	Disabled
170C	1	Enabled
170D	8	Enabled
170E	64	Enabled
170F	1024	Enabled

b. Determining the timer status

After timing has begun, reading address location 1707 will provide the timer status. If the counter has passed the count of zero, bit 7 will be set to 1, otherwise, bit 7 (and all other bits in location 1707) will be zero. This allows a program to "watch" location 1707 and determine when the timer has timed out.

c. Reading the count in the timer

If the timer has not counted past zero, reading location 1706 will provide the current timer count and disable the interrupt option; reading location 170E will provide the current timer count and enable the interrupt option. Thus the interrupt option can be changed while the timer is counting down.

If the timer has counted past zero, reading either memory location 1706 or 170E will restore the divide ratio to its previously programmed value, disable the interrupt option and leave the timer with its current count.


d. Using the interrupt option

In order to use the interrupt option described above, line PB7 (application connector, pin 15) should be connected to either the $\overline{\text{IRQ}}$ (Expansion Connector, pin 4) or $\overline{\text{NMI}}$ (Expansion Connector, pin 6) pin depending on the desired interrupt function. PB7 should be programmed as an input line (it's normal state after a RESET).

NOTE: If the programmer desires to use PB7 as a normal I/O line, the programmer is responsible for disabling the timer interrupt option (by writing or reading address 1706) so that it does not interfere with normal operation of PB7. Also, PB7 was designed to be wire-ORed with other possible interrupt sources; if this is not desired, a 5.1K resistor should be used as a pull-up from PB7 to +5v. (The pull-up should NOT be used if PB7 is connected to NMI or IRQ.)

COMMON CHARACTERISTICS

PROGRAMMING MODEL



INSTRUCTION SET – OP CODES, Execution Time, Memory Requirements

INSTRUCTIONS		IMMEDIATE		ABSOLUTE		ZERO PAGE		ACCUM.		IMPLIED		(IND. X)		(IND. Y)		Z-PAGE X		ABS. X		ABS. Y		RELATIVE		INDIRECT		Z-PAGE Y		CONDITION CODES							
INSTR.	OPERATION	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	OP. N.	#	N	Z	C	I	D	V
ADC	A ← A + A	100	00	2	2	00	4	3	05	3	2																								
AND	A ← A & A	101	00	2	2	00	4	3	05	3	2																								
ASL	A ← A << 1	102	00	2	2	00	4	3	05	3	2																								
BCC	BRANCH ON C=0	103	00	2	2	00	4	3	05	3	2																								
BCS	BRANCH ON C=1	104	00	2	2	00	4	3	05	3	2																								
BEQ	BRANCH ON Z=1	105	00	2	2	00	4	3	05	3	2																								
BIT	A & M	106	00	2	2	00	4	3	05	3	2																								
BMI	BRANCH ON N=1	107	00	2	2	00	4	3	05	3	2																								
BNE	BRANCH ON Z=0	108	00	2	2	00	4	3	05	3	2																								
BPL	BRANCH ON N=0	109	00	2	2	00	4	3	05	3	2																								
BRK	(See Fig. 1)	110	00	2	2	00	4	3	05	3	2																								
BVC	BRANCH ON V=0	111	00	2	2	00	4	3	05	3	2																								
BVS	BRANCH ON V=1	112	00	2	2	00	4	3	05	3	2																								
CLC	C ← 0	113	00	2	2	00	4	3	05	3	2																								
CLD	D ← 0	114	00	2	2	00	4	3	05	3	2																								
CLI	I ← 0	115	00	2	2	00	4	3	05	3	2																								
CLV	V ← 0	116	00	2	2	00	4	3	05	3	2																								
CMP	A - M	117	00	2	2	00	4	3	05	3	2																								
CPX	X - M	118	00	2	2	00	4	3	05	3	2																								
CPY	Y - M	119	00	2	2	00	4	3	05	3	2																								
DEC	M ← M - 1	120	00	2	2	00	4	3	05	3	2																								
DEX	X ← X - 1	121	00	2	2	00	4	3	05	3	2																								
DEY	Y ← Y - 1	122	00	2	2	00	4	3	05	3	2																								
EOR	A ← A ⊕ M	123	00	2	2	00	4	3	05	3	2																								
INC	M ← M + 1	124	00	2	2	00	4	3	05	3	2																								
INX	X ← X + 1	125	00	2	2	00	4	3	05	3	2																								
INY	Y ← Y + 1	126	00	2	2	00	4	3	05	3	2																								
JMP	JUMP TO NEW LOC.	127	00	2	2	00	4	3	05	3	2																								
JSR	(See Fig. 2) JUMP SUB.	128	00	2	2	00	4	3	05	3	2																								
LDA	M ← A	129	00	2	2	00	4	3	05	3	2																								
LDX	M ← X	130	00	2	2	00	4	3	05	3	2																								
LDY	M ← Y	131	00	2	2	00	4	3	05	3	2																								
LSR	A ← A >> 1	132	00	2	2	00	4	3	05	3	2																								
NOP	NO OPERATION	133	00	2	2	00	4	3	05	3	2																								
ORA	A ← A ∨ M	134	00	2	2	00	4	3	05	3	2																								
PHA	A → M	135	00	2	2	00	4	3	05	3	2																								
PHP	P → M	136	00	2	2	00	4	3	05	3	2																								
PLA	M → A	137	00	2	2	00	4	3	05	3	2																								
PLP	S → P	138	00	2	2	00	4	3	05	3	2																								
ROL	A ← A << 1	139	00	2	2	00	4	3	05	3	2																								
RTI	(See Fig. 1) RETURN INT.	140	00	2	2	00	4	3	05	3	2																								
RTS	(See Fig. 2) RETURN SUB.	141	00	2	2	00	4	3	05	3	2																								
SBC	A ← A - M	142	00	2	2	00	4	3	05	3	2																								
SEC	I ← C	143	00	2	2	00	4	3	05	3	2																								
SED	I ← D	144	00	2	2	00	4	3	05	3	2																								
SEI	I ← 1	145	00	2	2	00	4	3	05	3	2																								
STA	A → M	146	00	2	2	00	4	3	05	3	2																								
STX	X → M	147	00	2	2	00	4	3	05	3	2																								
STY	Y → M	148	00	2	2	00	4	3	05	3	2																								
TAX	A → X	149	00	2	2	00	4	3	05	3	2																								
TAY	A → Y	150	00	2	2	00	4	3	05	3	2																								
TSX	S ← X	151	00	2	2	00	4	3	05	3	2																								
TXA	X ← A	152	00	2	2	00	4	3	05	3	2																								
TXS	S ← X	153	00	2	2	00	4	3	05	3	2																								
TYA	Y ← A	154	00	2	2	00	4	3	05	3	2																								

(1) ADD 1 TO "N" IF PAGE BOUNDARY IS CROSSED

(2) ADD 1 TO "N" IF BRANCH OCCURS TO SAME PAGE

(3) CARRY NOT - BORROW

X INDEX X

Y ADDRESS Y

A ACCUMULATOR

M MEMORY PER EFFECTIVE ADDRESS

N MEMORY PER STACK POINTER

↗ EXCLUSIVE OR

← ADD

← SUBTRACT

↖ NOT MODIFIED

↖ MEMORY BIT 6